247 lines
8.2 KiB
Plaintext
247 lines
8.2 KiB
Plaintext
|
|
MIC-Week5.elf: file format elf32-avr
|
|
|
|
Sections:
|
|
Idx Name Size VMA LMA File off Algn
|
|
0 .data 00000000 00800100 00800100 00000158 2**0
|
|
CONTENTS, ALLOC, LOAD, DATA
|
|
1 .text 00000104 00000000 00000000 00000054 2**1
|
|
CONTENTS, ALLOC, LOAD, READONLY, CODE
|
|
2 .comment 00000030 00000000 00000000 00000158 2**0
|
|
CONTENTS, READONLY
|
|
3 .note.gnu.avr.deviceinfo 0000003c 00000000 00000000 00000188 2**2
|
|
CONTENTS, READONLY
|
|
4 .debug_aranges 00000078 00000000 00000000 000001c4 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
5 .debug_info 000004a3 00000000 00000000 0000023c 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
6 .debug_abbrev 000002f6 00000000 00000000 000006df 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
7 .debug_line 00000325 00000000 00000000 000009d5 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
8 .debug_frame 000000dc 00000000 00000000 00000cfc 2**2
|
|
CONTENTS, READONLY, DEBUGGING
|
|
9 .debug_str 0000022e 00000000 00000000 00000dd8 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
10 .debug_loc 000001a4 00000000 00000000 00001006 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
11 .debug_ranges 00000058 00000000 00000000 000011aa 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
|
|
Disassembly of section .text:
|
|
|
|
00000000 <__vectors>:
|
|
0: 45 c0 rjmp .+138 ; 0x8c <__ctors_end>
|
|
2: 00 00 nop
|
|
4: 4b c0 rjmp .+150 ; 0x9c <__bad_interrupt>
|
|
6: 00 00 nop
|
|
8: 49 c0 rjmp .+146 ; 0x9c <__bad_interrupt>
|
|
a: 00 00 nop
|
|
c: 47 c0 rjmp .+142 ; 0x9c <__bad_interrupt>
|
|
e: 00 00 nop
|
|
10: 45 c0 rjmp .+138 ; 0x9c <__bad_interrupt>
|
|
12: 00 00 nop
|
|
14: 43 c0 rjmp .+134 ; 0x9c <__bad_interrupt>
|
|
16: 00 00 nop
|
|
18: 41 c0 rjmp .+130 ; 0x9c <__bad_interrupt>
|
|
1a: 00 00 nop
|
|
1c: 3f c0 rjmp .+126 ; 0x9c <__bad_interrupt>
|
|
1e: 00 00 nop
|
|
20: 3d c0 rjmp .+122 ; 0x9c <__bad_interrupt>
|
|
22: 00 00 nop
|
|
24: 3b c0 rjmp .+118 ; 0x9c <__bad_interrupt>
|
|
26: 00 00 nop
|
|
28: 39 c0 rjmp .+114 ; 0x9c <__bad_interrupt>
|
|
2a: 00 00 nop
|
|
2c: 37 c0 rjmp .+110 ; 0x9c <__bad_interrupt>
|
|
2e: 00 00 nop
|
|
30: 35 c0 rjmp .+106 ; 0x9c <__bad_interrupt>
|
|
32: 00 00 nop
|
|
34: 33 c0 rjmp .+102 ; 0x9c <__bad_interrupt>
|
|
36: 00 00 nop
|
|
38: 31 c0 rjmp .+98 ; 0x9c <__bad_interrupt>
|
|
3a: 00 00 nop
|
|
3c: 2f c0 rjmp .+94 ; 0x9c <__bad_interrupt>
|
|
3e: 00 00 nop
|
|
40: 2d c0 rjmp .+90 ; 0x9c <__bad_interrupt>
|
|
42: 00 00 nop
|
|
44: 2b c0 rjmp .+86 ; 0x9c <__bad_interrupt>
|
|
46: 00 00 nop
|
|
48: 29 c0 rjmp .+82 ; 0x9c <__bad_interrupt>
|
|
4a: 00 00 nop
|
|
4c: 27 c0 rjmp .+78 ; 0x9c <__bad_interrupt>
|
|
4e: 00 00 nop
|
|
50: 25 c0 rjmp .+74 ; 0x9c <__bad_interrupt>
|
|
52: 00 00 nop
|
|
54: 23 c0 rjmp .+70 ; 0x9c <__bad_interrupt>
|
|
56: 00 00 nop
|
|
58: 21 c0 rjmp .+66 ; 0x9c <__bad_interrupt>
|
|
5a: 00 00 nop
|
|
5c: 1f c0 rjmp .+62 ; 0x9c <__bad_interrupt>
|
|
5e: 00 00 nop
|
|
60: 1d c0 rjmp .+58 ; 0x9c <__bad_interrupt>
|
|
62: 00 00 nop
|
|
64: 1b c0 rjmp .+54 ; 0x9c <__bad_interrupt>
|
|
66: 00 00 nop
|
|
68: 19 c0 rjmp .+50 ; 0x9c <__bad_interrupt>
|
|
6a: 00 00 nop
|
|
6c: 17 c0 rjmp .+46 ; 0x9c <__bad_interrupt>
|
|
6e: 00 00 nop
|
|
70: 15 c0 rjmp .+42 ; 0x9c <__bad_interrupt>
|
|
72: 00 00 nop
|
|
74: 13 c0 rjmp .+38 ; 0x9c <__bad_interrupt>
|
|
76: 00 00 nop
|
|
78: 11 c0 rjmp .+34 ; 0x9c <__bad_interrupt>
|
|
7a: 00 00 nop
|
|
7c: 0f c0 rjmp .+30 ; 0x9c <__bad_interrupt>
|
|
7e: 00 00 nop
|
|
80: 0d c0 rjmp .+26 ; 0x9c <__bad_interrupt>
|
|
82: 00 00 nop
|
|
84: 0b c0 rjmp .+22 ; 0x9c <__bad_interrupt>
|
|
86: 00 00 nop
|
|
88: 09 c0 rjmp .+18 ; 0x9c <__bad_interrupt>
|
|
...
|
|
|
|
0000008c <__ctors_end>:
|
|
8c: 11 24 eor r1, r1
|
|
8e: 1f be out 0x3f, r1 ; 63
|
|
90: cf ef ldi r28, 0xFF ; 255
|
|
92: d0 e1 ldi r29, 0x10 ; 16
|
|
94: de bf out 0x3e, r29 ; 62
|
|
96: cd bf out 0x3d, r28 ; 61
|
|
98: 1b d0 rcall .+54 ; 0xd0 <main>
|
|
9a: 32 c0 rjmp .+100 ; 0x100 <_exit>
|
|
|
|
0000009c <__bad_interrupt>:
|
|
9c: b1 cf rjmp .-158 ; 0x0 <__vectors>
|
|
|
|
0000009e <wait>:
|
|
|
|
// wait(): busy waiting for 'ms' millisecond
|
|
// Used library: util/delay.h
|
|
void wait( int ms )
|
|
{
|
|
for (int tms=0; tms<ms; tms++)
|
|
9e: 18 16 cp r1, r24
|
|
a0: 19 06 cpc r1, r25
|
|
a2: 6c f4 brge .+26 ; 0xbe <wait+0x20>
|
|
a4: 20 e0 ldi r18, 0x00 ; 0
|
|
a6: 30 e0 ldi r19, 0x00 ; 0
|
|
#else
|
|
//round up by default
|
|
__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
|
|
#endif
|
|
|
|
__builtin_avr_delay_cycles(__ticks_dc);
|
|
a8: ef ec ldi r30, 0xCF ; 207
|
|
aa: f7 e0 ldi r31, 0x07 ; 7
|
|
ac: 31 97 sbiw r30, 0x01 ; 1
|
|
ae: f1 f7 brne .-4 ; 0xac <wait+0xe>
|
|
b0: 00 c0 rjmp .+0 ; 0xb2 <wait+0x14>
|
|
b2: 00 00 nop
|
|
b4: 2f 5f subi r18, 0xFF ; 255
|
|
b6: 3f 4f sbci r19, 0xFF ; 255
|
|
b8: 28 17 cp r18, r24
|
|
ba: 39 07 cpc r19, r25
|
|
bc: a9 f7 brne .-22 ; 0xa8 <wait+0xa>
|
|
be: 08 95 ret
|
|
|
|
000000c0 <opgaveb1>:
|
|
|
|
|
|
// send/receive uart - dB-meter
|
|
int opgaveb1( void )
|
|
{
|
|
usart0_init(); // initialize USART0
|
|
c0: 08 d0 rcall .+16 ; 0xd2 <usart0_init>
|
|
usart0_start();
|
|
c2: 10 d0 rcall .+32 ; 0xe4 <usart0_start>
|
|
|
|
while (1)
|
|
{
|
|
wait(50); // every 50 ms (busy waiting)
|
|
c4: 82 e3 ldi r24, 0x32 ; 50
|
|
c6: 90 e0 ldi r25, 0x00 ; 0
|
|
c8: ea df rcall .-44 ; 0x9e <wait>
|
|
|
|
char c = uart0_receiveChar(); // receive string from uart
|
|
ca: 16 d0 rcall .+44 ; 0xf8 <uart0_receiveChar>
|
|
uart0_sendChar(c);
|
|
cc: 0f d0 rcall .+30 ; 0xec <uart0_sendChar>
|
|
|
|
//uart0_sendChar('*');
|
|
}
|
|
ce: fa cf rjmp .-12 ; 0xc4 <opgaveb1+0x4>
|
|
|
|
000000d0 <main>:
|
|
}
|
|
}
|
|
|
|
int main( void )
|
|
{
|
|
opgaveb1();
|
|
d0: f7 df rcall .-18 ; 0xc0 <opgaveb1>
|
|
|
|
000000d2 <usart0_init>:
|
|
|
|
|
|
void usart0_init( void ) // initialize USART0 - receive/transmit
|
|
{
|
|
int ubrr = MYUBRR;
|
|
UBRR0H = ubrr>>8; // baudrate register, hoge byte
|
|
d2: 10 92 90 00 sts 0x0090, r1
|
|
UBRR0L = ubrr; // baudrate register, lage byte
|
|
d6: 83 e3 ldi r24, 0x33 ; 51
|
|
d8: 89 b9 out 0x09, r24 ; 9
|
|
UCSR0C = 0b00000110; // asynchroon, 8 data - 1 stop - no parity
|
|
da: 86 e0 ldi r24, 0x06 ; 6
|
|
dc: 80 93 95 00 sts 0x0095, r24
|
|
UCSR0B = 0b00000000; // receiver & transmitter enable
|
|
e0: 1a b8 out 0x0a, r1 ; 10
|
|
e2: 08 95 ret
|
|
|
|
000000e4 <usart0_start>:
|
|
}
|
|
|
|
void usart0_start( void ) // receiver & transmitter enable
|
|
{
|
|
UCSR0B |= BIT(RXEN)|BIT(TXEN); // set bit RXEN = Receiver enable and TXEN = Transmitter enable
|
|
e4: 8a b1 in r24, 0x0a ; 10
|
|
e6: 88 61 ori r24, 0x18 ; 24
|
|
e8: 8a b9 out 0x0a, r24 ; 10
|
|
ea: 08 95 ret
|
|
|
|
000000ec <uart0_sendChar>:
|
|
}
|
|
|
|
int uart0_sendChar( char ch )
|
|
{
|
|
while (!(UCSR0A & BIT(UDRE0))) ; // wait until UDRE0 is set: transmit buffer is ready
|
|
ec: 5d 9b sbis 0x0b, 5 ; 11
|
|
ee: fe cf rjmp .-4 ; 0xec <uart0_sendChar>
|
|
UDR0 = ch; // send ch
|
|
f0: 8c b9 out 0x0c, r24 ; 12
|
|
return 0; // OK
|
|
}
|
|
f2: 80 e0 ldi r24, 0x00 ; 0
|
|
f4: 90 e0 ldi r25, 0x00 ; 0
|
|
f6: 08 95 ret
|
|
|
|
000000f8 <uart0_receiveChar>:
|
|
|
|
char uart0_receiveChar( void )
|
|
{
|
|
while (!(UCSR0A & BIT(RXC0))) ; // if RX0 is set: unread data present in buffer
|
|
f8: 5f 9b sbis 0x0b, 7 ; 11
|
|
fa: fe cf rjmp .-4 ; 0xf8 <uart0_receiveChar>
|
|
return UDR0; // read ch
|
|
fc: 8c b1 in r24, 0x0c ; 12
|
|
}
|
|
fe: 08 95 ret
|
|
|
|
00000100 <_exit>:
|
|
100: f8 94 cli
|
|
|
|
00000102 <__stop_program>:
|
|
102: ff cf rjmp .-2 ; 0x102 <__stop_program>
|