237 lines
8.2 KiB
Plaintext
237 lines
8.2 KiB
Plaintext
|
|
MIC-Week4.elf: file format elf32-avr
|
|
|
|
Sections:
|
|
Idx Name Size VMA LMA File off Algn
|
|
0 .data 00000000 00800100 00800100 00000170 2**0
|
|
CONTENTS, ALLOC, LOAD, DATA
|
|
1 .text 0000011c 00000000 00000000 00000054 2**1
|
|
CONTENTS, ALLOC, LOAD, READONLY, CODE
|
|
2 .comment 00000030 00000000 00000000 00000170 2**0
|
|
CONTENTS, READONLY
|
|
3 .note.gnu.avr.deviceinfo 0000003c 00000000 00000000 000001a0 2**2
|
|
CONTENTS, READONLY
|
|
4 .debug_aranges 00000058 00000000 00000000 000001dc 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
5 .debug_info 0000084e 00000000 00000000 00000234 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
6 .debug_abbrev 000001e3 00000000 00000000 00000a82 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
7 .debug_line 000004b5 00000000 00000000 00000c65 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
8 .debug_frame 00000094 00000000 00000000 0000111c 2**2
|
|
CONTENTS, READONLY, DEBUGGING
|
|
9 .debug_str 000001ef 00000000 00000000 000011b0 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
10 .debug_loc 00000361 00000000 00000000 0000139f 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
11 .debug_ranges 000000e0 00000000 00000000 00001700 2**0
|
|
CONTENTS, READONLY, DEBUGGING
|
|
|
|
Disassembly of section .text:
|
|
|
|
00000000 <__vectors>:
|
|
0: 45 c0 rjmp .+138 ; 0x8c <__ctors_end>
|
|
2: 00 00 nop
|
|
4: 53 c0 rjmp .+166 ; 0xac <__bad_interrupt>
|
|
6: 00 00 nop
|
|
8: 51 c0 rjmp .+162 ; 0xac <__bad_interrupt>
|
|
a: 00 00 nop
|
|
c: 4f c0 rjmp .+158 ; 0xac <__bad_interrupt>
|
|
e: 00 00 nop
|
|
10: 4d c0 rjmp .+154 ; 0xac <__bad_interrupt>
|
|
12: 00 00 nop
|
|
14: 4b c0 rjmp .+150 ; 0xac <__bad_interrupt>
|
|
16: 00 00 nop
|
|
18: 49 c0 rjmp .+146 ; 0xac <__bad_interrupt>
|
|
1a: 00 00 nop
|
|
1c: 47 c0 rjmp .+142 ; 0xac <__bad_interrupt>
|
|
1e: 00 00 nop
|
|
20: 45 c0 rjmp .+138 ; 0xac <__bad_interrupt>
|
|
22: 00 00 nop
|
|
24: 43 c0 rjmp .+134 ; 0xac <__bad_interrupt>
|
|
26: 00 00 nop
|
|
28: 41 c0 rjmp .+130 ; 0xac <__bad_interrupt>
|
|
2a: 00 00 nop
|
|
2c: 3f c0 rjmp .+126 ; 0xac <__bad_interrupt>
|
|
2e: 00 00 nop
|
|
30: 3d c0 rjmp .+122 ; 0xac <__bad_interrupt>
|
|
32: 00 00 nop
|
|
34: 3b c0 rjmp .+118 ; 0xac <__bad_interrupt>
|
|
36: 00 00 nop
|
|
38: 39 c0 rjmp .+114 ; 0xac <__bad_interrupt>
|
|
3a: 00 00 nop
|
|
3c: 37 c0 rjmp .+110 ; 0xac <__bad_interrupt>
|
|
3e: 00 00 nop
|
|
40: 35 c0 rjmp .+106 ; 0xac <__bad_interrupt>
|
|
42: 00 00 nop
|
|
44: 33 c0 rjmp .+102 ; 0xac <__bad_interrupt>
|
|
46: 00 00 nop
|
|
48: 31 c0 rjmp .+98 ; 0xac <__bad_interrupt>
|
|
4a: 00 00 nop
|
|
4c: 2f c0 rjmp .+94 ; 0xac <__bad_interrupt>
|
|
4e: 00 00 nop
|
|
50: 2d c0 rjmp .+90 ; 0xac <__bad_interrupt>
|
|
52: 00 00 nop
|
|
54: 2b c0 rjmp .+86 ; 0xac <__bad_interrupt>
|
|
56: 00 00 nop
|
|
58: 29 c0 rjmp .+82 ; 0xac <__bad_interrupt>
|
|
5a: 00 00 nop
|
|
5c: 27 c0 rjmp .+78 ; 0xac <__bad_interrupt>
|
|
5e: 00 00 nop
|
|
60: 25 c0 rjmp .+74 ; 0xac <__bad_interrupt>
|
|
62: 00 00 nop
|
|
64: 23 c0 rjmp .+70 ; 0xac <__bad_interrupt>
|
|
66: 00 00 nop
|
|
68: 21 c0 rjmp .+66 ; 0xac <__bad_interrupt>
|
|
6a: 00 00 nop
|
|
6c: 1f c0 rjmp .+62 ; 0xac <__bad_interrupt>
|
|
6e: 00 00 nop
|
|
70: 1d c0 rjmp .+58 ; 0xac <__bad_interrupt>
|
|
72: 00 00 nop
|
|
74: 1b c0 rjmp .+54 ; 0xac <__bad_interrupt>
|
|
76: 00 00 nop
|
|
78: 19 c0 rjmp .+50 ; 0xac <__bad_interrupt>
|
|
7a: 00 00 nop
|
|
7c: 17 c0 rjmp .+46 ; 0xac <__bad_interrupt>
|
|
7e: 00 00 nop
|
|
80: 15 c0 rjmp .+42 ; 0xac <__bad_interrupt>
|
|
82: 00 00 nop
|
|
84: 13 c0 rjmp .+38 ; 0xac <__bad_interrupt>
|
|
86: 00 00 nop
|
|
88: 11 c0 rjmp .+34 ; 0xac <__bad_interrupt>
|
|
...
|
|
|
|
0000008c <__ctors_end>:
|
|
8c: 11 24 eor r1, r1
|
|
8e: 1f be out 0x3f, r1 ; 63
|
|
90: cf ef ldi r28, 0xFF ; 255
|
|
92: d0 e1 ldi r29, 0x10 ; 16
|
|
94: de bf out 0x3e, r29 ; 62
|
|
96: cd bf out 0x3d, r28 ; 61
|
|
|
|
00000098 <__do_clear_bss>:
|
|
98: 21 e0 ldi r18, 0x01 ; 1
|
|
9a: a0 e0 ldi r26, 0x00 ; 0
|
|
9c: b1 e0 ldi r27, 0x01 ; 1
|
|
9e: 01 c0 rjmp .+2 ; 0xa2 <.do_clear_bss_start>
|
|
|
|
000000a0 <.do_clear_bss_loop>:
|
|
a0: 1d 92 st X+, r1
|
|
|
|
000000a2 <.do_clear_bss_start>:
|
|
a2: a0 30 cpi r26, 0x00 ; 0
|
|
a4: b2 07 cpc r27, r18
|
|
a6: e1 f7 brne .-8 ; 0xa0 <.do_clear_bss_loop>
|
|
a8: 25 d0 rcall .+74 ; 0xf4 <main>
|
|
aa: 36 c0 rjmp .+108 ; 0x118 <_exit>
|
|
|
|
000000ac <__bad_interrupt>:
|
|
ac: a9 cf rjmp .-174 ; 0x0 <__vectors>
|
|
|
|
000000ae <wait>:
|
|
}
|
|
|
|
// Set pulse width for RED on pin PB5, 0=off, 255=max
|
|
void setBlue( unsigned char blue )
|
|
{
|
|
OCR1C = blue;
|
|
ae: 18 16 cp r1, r24
|
|
b0: 19 06 cpc r1, r25
|
|
b2: 6c f4 brge .+26 ; 0xce <wait+0x20>
|
|
b4: 20 e0 ldi r18, 0x00 ; 0
|
|
b6: 30 e0 ldi r19, 0x00 ; 0
|
|
b8: ef ec ldi r30, 0xCF ; 207
|
|
ba: f7 e0 ldi r31, 0x07 ; 7
|
|
bc: 31 97 sbiw r30, 0x01 ; 1
|
|
be: f1 f7 brne .-4 ; 0xbc <wait+0xe>
|
|
c0: 00 c0 rjmp .+0 ; 0xc2 <wait+0x14>
|
|
c2: 00 00 nop
|
|
c4: 2f 5f subi r18, 0xFF ; 255
|
|
c6: 3f 4f sbci r19, 0xFF ; 255
|
|
c8: 28 17 cp r18, r24
|
|
ca: 39 07 cpc r19, r25
|
|
cc: a9 f7 brne .-22 ; 0xb8 <wait+0xa>
|
|
ce: 08 95 ret
|
|
|
|
000000d0 <timer1Init>:
|
|
d0: 1b bc out 0x2b, r1 ; 43
|
|
d2: 1a bc out 0x2a, r1 ; 42
|
|
d4: 19 bc out 0x29, r1 ; 41
|
|
d6: 18 bc out 0x28, r1 ; 40
|
|
d8: 10 92 79 00 sts 0x0079, r1
|
|
dc: 10 92 78 00 sts 0x0078, r1
|
|
e0: 89 ea ldi r24, 0xA9 ; 169
|
|
e2: 8f bd out 0x2f, r24 ; 47
|
|
e4: 8b e0 ldi r24, 0x0B ; 11
|
|
e6: 8e bd out 0x2e, r24 ; 46
|
|
e8: 08 95 ret
|
|
|
|
000000ea <adcInit>:
|
|
// void setBlue( unsigned char blue)
|
|
|
|
// Initialize ADC:
|
|
void adcInit( void )
|
|
{
|
|
ADMUX = 0b11100001; // AREF=2,56 V, result left adjusted, channel1 at pin PF1
|
|
ea: 81 ee ldi r24, 0xE1 ; 225
|
|
ec: 87 b9 out 0x07, r24 ; 7
|
|
ADCSRA = 0b10000110; // ADC-enable, no interrupt, no free running, division by 64
|
|
ee: 86 e8 ldi r24, 0x86 ; 134
|
|
f0: 86 b9 out 0x06, r24 ; 6
|
|
f2: 08 95 ret
|
|
|
|
000000f4 <main>:
|
|
|
|
|
|
// Main program: Counting on T1
|
|
int main( void )
|
|
{
|
|
DDRB = 0xFF;
|
|
f4: 8f ef ldi r24, 0xFF ; 255
|
|
f6: 87 bb out 0x17, r24 ; 23
|
|
DDRF = 0x00; // set PORTF for input (ADC)
|
|
f8: 10 92 61 00 sts 0x0061, r1
|
|
DDRA = 0xFF; // set PORTA for output
|
|
fc: 8a bb out 0x1a, r24 ; 26
|
|
adcInit(); // initialize ADC
|
|
fe: f5 df rcall .-22 ; 0xea <adcInit>
|
|
timer1Init();
|
|
100: e7 df rcall .-50 ; 0xd0 <timer1Init>
|
|
|
|
while (1)
|
|
{
|
|
ADCSRA |= BIT(6); // Start ADC
|
|
102: 36 9a sbi 0x06, 6 ; 6
|
|
while ( ADCSRA & BIT(6) ) ; // Wait for completion
|
|
104: 36 99 sbic 0x06, 6 ; 6
|
|
106: fe cf rjmp .-4 ; 0x104 <main+0x10>
|
|
setRed(ADCH); // Show MSB (bit 9:2) of ADC
|
|
108: 85 b1 in r24, 0x05 ; 5
|
|
}
|
|
|
|
// Set pulse width for RED on pin PB5, 0=off, 255=max
|
|
void setRed( unsigned char red )
|
|
{
|
|
OCR1A = red;
|
|
10a: 90 e0 ldi r25, 0x00 ; 0
|
|
10c: 9b bd out 0x2b, r25 ; 43
|
|
10e: 8a bd out 0x2a, r24 ; 42
|
|
while (1)
|
|
{
|
|
ADCSRA |= BIT(6); // Start ADC
|
|
while ( ADCSRA & BIT(6) ) ; // Wait for completion
|
|
setRed(ADCH); // Show MSB (bit 9:2) of ADC
|
|
wait(100); // every 50 ms (busy waiting)
|
|
110: 84 e6 ldi r24, 0x64 ; 100
|
|
112: 90 e0 ldi r25, 0x00 ; 0
|
|
114: cc df rcall .-104 ; 0xae <wait>
|
|
}
|
|
116: f5 cf rjmp .-22 ; 0x102 <main+0xe>
|
|
|
|
00000118 <_exit>:
|
|
118: f8 94 cli
|
|
|
|
0000011a <__stop_program>:
|
|
11a: ff cf rjmp .-2 ; 0x11a <__stop_program>
|